Abstract -The Embedded Systems Portability project investigates how to acquaint students in an engineering science curriculum with several important modern trends and practices in embedded system design. An overview of the program is given, and the specific objectives of several elective courses in electrical engineering are presented. The project also aims to provide a flexible but powerful controller for use in designs, most notably the open-ended senior design course.
shows the progression of courses that might be taken by students with interests in electrical engineering. Each row of the table tracks a single class of students. Focussing on the class of 2011, in the sophomore year (08-09) they take Electric Circuits and Electronics I. In their junior year (09-10), they may take Mechatronics, along with the class of 2010, who are seniors at the time. In their senior year (10-11), they may take Digital Logic Design and Lab in the fall, and Embedded Microcomputer Systems in the spring, along with the class of 2012, who are juniors. The class of 2010 or 2012, in contrast, will take the (same) elective courses in a different order. This nonlinearity of courses forces careful consideration of the independence of modules in these courses.
Engineering students must learn to program in a highlevel language such as C, C++, or Java, but this is a graduation requirement and thus may not be set as a prerequisite for any of these courses.
Thus, for a given elective course, one student may have had single year of introductory circuits and electronics, while another may have had three other electrical/computer oriented courses and be proficient in C. Of course, other programs also struggle with challenges in course design due to students with diversity in backgrounds [2] In this environment, one course in Digital Logic Design (DLD) is offered, along with a supporting laboratory course. This contrasts to a traditional electrical or computer engineering program, where this same topical coverage would be handled in more depth in two or even three Objectives for this course include basic combinational and sequential logic, leading up to a case study of a complex sequential machine -recently a simple five-instruction computer. In the laboratory, supporting projects are implemented on Altera complex programmable logic devices (CPLDs), using VHDL throughout [4] .
Embedded Microcomputer Systems currently utilizes Motorola 6811 evaluation boards to teach assembly language, embedded controller architecture and modular programming. While there is not a separate supporting laboratory course, many of the weekly problem sets contain significant laboratory work. Objectives for this course include embedded system architecture, systematic debugging, use of the stack and hardware control/status registers, interrupts, timer/counters, and interfacing techniques from the processor's point of view.
Mechatronics is a relatively new course in the department. It replaced a modern control theory course, and focuses on systems involving computer control, electric and electronic instrumentation and actuation, and system models. The heart of the course is the study of the tradeoffs between mechanical design of a system, the system model for that system, and the control of that system model.
Senior Design is the capstone design course, the culmination of eight required semesters of design at Trinity. Students in this course work in small groups (4-6) with a faculty member on a yearlong design project. Robotic and mechatronic projects are popular due to their inherent interdisciplinarity. The controllers for these projects often reflect those used in the elective courses described above, as that is what (some) students are familiar with. In recent years, general-purpose PCs have been increasingly used with USB/GPIO, USB/I2C, or similar peripherals in place of a classical microcontroller. Primarily, this is due to the designers' desire to include complex tasks such as facial recognition, navigation, etc. that would be extremely challenging to embed in a microcontroller.
Genesi USA, Inc., established in 2003 and based in San Antonio since 2004 and with a research and development division in Frankfurt, Germany, develops affordable, lowpower embedded systems designs and an IEEE 1275 "Open Firmware" BIOS implementation with hardware abstraction and virtualization capabilities.
Since Spring 2007, Genesi and Trinity have been collaborating on utilizing the EFIKA 5200B evaluation board, based on the Freescale MPC5200B Power Architecture™ System-on-a-Chip (SoC) in design and research projects. It was used in 2007-2008 on a Tree Climbing Robot and Line-Following Robot design project, and is being utilized for an office navigation robot.
PROJECT OBJECTIVES
The Embedded Systems Portability project targets engineering science students in several elective courses with different topical coverage. The project aims to acquaint students with several important modern trends and practices in embedded system design -those of modular programming and functional portability -while minimizing prerequisite knowledge. The project also aims to familiarize students with modern embedded SoCs such as those based on ARM or Power Architecture cores instead of utilizing the easily understood but dated "classical" 8-bit non-pipelined 6811 microcontroller.
This will result in several pedagogically relevant systems illustrating these trends in ways accessible to our general engineering students.
Another objective of the project is to develop a flexible system for computer control of various electro-mechanical design projects. The ESP architecture has the ability to include software computation, off-the-shelf peripherals (Linux drivers allowing), hardware computation, and custom and flexible sensor processing in one compact package. The only discrete logic required for these electro-mechanical designs involves voltage interfacing and current amplification.
FPGAS AND CPLDS
Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs) are architecturally different chips that achieve the same overall systems-level objective. They allow digital designs to be developed in either graphical or HDL (Hardware Description Language) software on a PC and field programmed by the user. This speeds up development times with respect to either discrete chips on a printed circuit board or the design of a fullycustom application specific integrated chip.
Altera markets a wide variety of FPGAs and CPLDs that are available on several different development boards. The UP2 and DE2 boards, for example, feature the MAXII CPLD and the Cyclone FPGA chips along with programming support hardware, easily accessible peripherals such as switches and LEDs, and popular interface connectors such as VGA, audio in/out, etc. One tradeoff in choosing a development board is that the connectors and peripherals on the board consume pin resources on the CPLD and board and detract from the amount of General Purpose Input/Output (GPIO) available. This must be balanced against the convenience of using a predesigned, debugged board for the prototyping of projects.
The UP2 boards are used at Trinity in courses including Engineering Design V, taken by all engineering majors, and Digital Logic Design, an electrical engineering elective.
Several Altera chips are also available on PCI-based (Peripheral Component Interconnect) development boards, which are similar but include a standard PCI connector for high-bandwidth communication to a computer such as a PC, or in our case, an EFIKA. 
978-1-4244-47
by the bidirect hat need to be The final p specification r undergraduate different plant control class. and beam, cou +10VDC input o +10VDC out This set o measurements, developed that should genera students with to he targeted exp
II. CPLD
The Altera MA primarily beca potential. The "Logic Units" akes up some around 600 LU The develo several useful LEDs, and swi such as USB, project, since connectors.
The CPLD bus protocols ( address, data a plant controller Figure 3 as " component (suc another module students do n operation.
Beside In addition to the applied nature of the lab projects in mechatronics that would benefit from a highly capable system such as the ESP architecture, these students would benefit from a study of the portability of control between the CPLD and the CPU. In order to address the limited technical background of the students, modules would be provided for a simple and complex CPU controller, and for a simple and complex CPLD controller. The study of the tradeoffs between implementing complex control (e.g. PID control) in hardware, in VHDL, and in pure software, could take advantage of this architecture as well.
Senior Design is a year-long capstone, with objectives centered (within the scope of this paper) around utilizing the architecture as a controller. Unlike the disciplinary electives discussed above, design groups are formed with necessary skill-sets in mind. Thus, at least one member of a group utilizing this controller is likely to know C programming, or VHDL programming, or many of the other topics needed.
With the example and demonstration modules and the skeleton designs discussed above, design groups should be able to utilize this architecture to command and control custom hardware in a very short development cycle. Typically, the fall is devoted to classical design and parts specifications, and the spring is used to build, test, and debug the designs. Since designing and implementing a custom CPU/CPLD printed circuit board is outside the scope, in engineering time, expense, and experience, of senior design, the ESP architecture would benefit the design students greatly.
The students of engineering science at Trinity are in a unique position with respect to embedded systems design and practice. They may study these systems from several viewpoints, but approach them from a generalist perspective. This project looks at ways to acquaint Trinity students with concepts in embedded systems portability using modern methods and up to date hardware.
STATUS & FUTURE WORK
This paper describes the ESP architecture, comprised of an embedded CPU, a PCI-connected CPLD, and programming on each. A prototype plant (the V8 engine) has been interfaced to this controller, and a simple control system (proportional controller) has been implemented on the CPU. This prototype uses Altera's PCI IP-Core and some custom VHDL to interface the CPLD design to the CPU. The CPLD design contains, in addition to the interface logic, PWM pulse wave generators and counters to read the line counters.
The second target plant, the five-axis arm, is being interfaced to the system at the time of writing. The physical and electronic modifications required to interface this arm to the system are underway.
Once all three plants have been interfaced, and several different control schemes have been implemented on each, laboratory experiments utilizing this platform and plants will be developed. These will replaces the complete reference design with student designs that lack one component (that under study). So a digital logic design experiment using this system might ask the student to implement only the PWM and sensor processing portions of the V8 interface, while a mechatronics experiment might look at different driver circuits that could be used for the gear motor or different control algorithms on the CPU.
Similarly, the full reference designs will be provided to Senior Design students for use as a design component in their projects.
This will enable students to utilize sophisticated modern embedded practices into their projects without designing and implementing their own custom boards.
